Skip to content
View shuvipas's full-sized avatar

Block or report shuvipas

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Pinned Loading

  1. logic_design_and_verification_using_systemverilog_solutions logic_design_and_verification_using_systemverilog_solutions Public

    solutions to exercises from the book "Logic Design and Verification Using SystemVerilog" by Donald Thomas

    SystemVerilog

  2. Advanced_Logic_Design_course Advanced_Logic_Design_course Public

    SystemVerilog

  3. Advanced_Signal_Processing Advanced_Signal_Processing Public

    MATLAB

  4. graduation_project graduation_project Public

    graduation project

    Python

  5. step-motor-controller step-motor-controller Public

    FPGA project to create a step motor controller

    Verilog 4 1

  6. cracking_the_coding_interview_solutions cracking_the_coding_interview_solutions Public

    Python