Skip to content

Pull requests: llvm/circt

New pull request New
150 Open 5,957 Closed
150 Open 5,957 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Reviews
Filter by reviews
No reviews Review required Approved review Changes requested
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Pull requests list

[circt-verilog-lsp] Add hover support
#8304 opened Mar 6, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add inlay hints support for Verilog LSP server
#8303 opened Mar 6, 2025 by uenoku Loading…
1
[LLHD] Hoist drives out of processes LLHD
#8302 opened Mar 6, 2025 by fabianschuiki Loading…
[sim] Add emission for plusargs for UPF simulations Simulator
#8301 opened Mar 6, 2025 by youngar Loading…
[Verif] Add multiplier integration test, fix bug in lower contracts
#8300 opened Mar 5, 2025 by leonardt Loading…
1
[SMT] fix the declaration function name in ArrayBroadcastOp
#8299 opened Mar 5, 2025 by Clo91eaf Loading…
3
[SCFToCalyx] Arith DivFOp lowering and its emit
#8296 opened Mar 4, 2025 by jiahanxie353 Loading…
12
[Firtool] Move from lib to lib/Tools, NFC
#8291 opened Mar 3, 2025 by uenoku Loading…
[circt-verilog-lsp][vscode] Add initial VS Code extension configuration for CIRCT Verilog LSP
#8281 opened Feb 27, 2025 by uenoku Loading…
1
[circt-verilog-lsp] Add definition and reference providers
#8280 opened Feb 27, 2025 by uenoku Loading…
1
[ImportVerilog] add unpacked array concatenation Moore
#8270 opened Feb 24, 2025 by chenbo-again Loading…
1
6
[circt-synth] Implemented AIG node balancing algorithm
#8262 opened Feb 21, 2025 by Max-astro Loading…
28
[ImportVerilog]Support the delay control. ImportVerilog Moore
#8259 opened Feb 20, 2025 by hailongSun2000 • Draft
3
[MooreToCore]Remove unexpected observed values for WaitOp. bug Something isn't working Moore
#8255 opened Feb 19, 2025 by hailongSun2000 Loading…
5
[LLHD][TCM] Fix CFG loops detection
#8230 opened Feb 12, 2025 by AndreyVV-100 Loading…
1
[arcilator] Add missing install configuration for arcilator-runtime.h and arcilator-header-cpp.py
#8223 opened Feb 11, 2025 by FurryAcetylCoA Loading…
[Pipeline] Extend Pipeline Dialect's pipeline-schedule-linear pass to support more types of scheduling problems
#8209 opened Feb 8, 2025 by bubblepipe42 Loading…
[MooreToCore] Properly deal with OOB access in dyn_extract Moore
#8201 opened Feb 7, 2025 by maerhart Loading…
13
[FIRRTL] Add Clock Switch intrinsic
#8183 opened Feb 3, 2025 by darthscsi • Draft
1
[COMB] Get rid of "bin" flag in comb.
#8180 opened Feb 3, 2025 by darthscsi • Draft
3
[HW] Start of high imedence operations and types
#8134 opened Jan 28, 2025 by darthscsi Loading…
6
[FIRRTL][CAPI] add layer for firrtlTypeGetRef
#8093 opened Jan 17, 2025 by sequencer Loading…
[RTG][python] fix populateDialectRTGTestSubmodule namespacing
#8078 opened Jan 13, 2025 by makslevental Loading…
4
[HW] Add passes to remove modules from the hierarchy and recursively expose IO of their instances
#8070 opened Jan 12, 2025 by CircuitCoder Loading…
1 task
6
Convert ICE40 to BLIF
#8031 opened Jan 5, 2025 by darthscsi • Draft
ProTip! What’s not been updated in a month: updated:<2025-02-06.