Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Jump to bottom

About parameters of HardSigmoid #306

Closed
ahqzy opened this issue Feb 28, 2022 · 2 comments
Closed

About parameters of HardSigmoid #306

ahqzy opened this issue Feb 28, 2022 · 2 comments
Labels
feature request

Comments

@ahqzy
Copy link

ahqzy commented Feb 28, 2022 •
edited
Loading

In timvx，alpha is 0.2, beta is 0.5. We can't modify them, do you have a plane to fix it?
@sunshinemyson
Copy link
Contributor

Thanks for feedback. Marked as feature request will be investigated and implemented.

chxin66 pushed a commit to chxin66/TIM-VX that referenced this issue Apr 12, 2022
Supports specifying alpha and beta
38e13ab 
VeriSilicon#306

Signed-off-by: Chen Xin <[email protected]>
@chxin66 chxin66 mentioned this issue Apr 12, 2022
Merged
sunshinemyson pushed a commit that referenced this issue Apr 13, 2022
@chxin66
Added hardsigmoid test case with alpha and beta (#356)
ba6b311 
#306

Signed-off-by: Chen Xin <[email protected]>
@sunshinemyson
Copy link
Contributor

Already supported and check the test case for reference.

Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Assignees
No one assigned
Labels
feature request
Projects
None yet
Milestone
No milestone
Development

No branches or pull requests
2 participants
@sunshinemyson @ahqzy