Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[ARM] fix depthwise asm absent cc&&memory #10001

Merged
merged 2 commits into from
Feb 20, 2023
Merged

[ARM] fix depthwise asm absent cc&&memory #10001

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
2 commits
Select commit Hold shift + click to select a range
a6b4ff7
[ARM] fix depthwise asm absent cc&&memory
mjp9527 Feb 15, 2023
09f348d
trig license/cla
mjp9527 Feb 16, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
8 changes: 6 additions & 2 deletions lite/backends/arm/math/conv3x3s1p01_depthwise_fp32.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -2715,7 +2715,9 @@ void conv_depthwise_3x3s1p1_bias_s_relu6(float *dout,
[vsix] "w"(vsix),
[out1] "r"(out_buf1),
[out2] "r"(out_buf2)
: "v0",
: "cc",
"memory",
"v0",
"v1",
"v2",
"v3",
Expand Down Expand Up @@ -2877,7 +2879,9 @@ void conv_depthwise_3x3s1p1_bias_s_leakyRelu(float *dout,
[vscale] "w"(vscale),
[out1] "r"(out_buf1),
[out2] "r"(out_buf2)
: "v0",
: "cc",
"memory",
"v0",
"v1",
"v2",
"v3",
Expand Down
8 changes: 6 additions & 2 deletions lite/backends/arm/math/conv3x3s1p01_depthwise_fp32_relu.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1751,7 +1751,9 @@ void conv_depthwise_3x3s1p1_bias_s_no_relu(float *dout,
[bias] "w"(wbias),
[out1] "r"(out_buf1),
[out2] "r"(out_buf2)
: "v0",
: "cc",
"memory",
"v0",
"v1",
"v2",
"v3",
Expand Down Expand Up @@ -1895,7 +1897,9 @@ void conv_depthwise_3x3s1p1_bias_s_relu(float *dout,
[bias] "w"(wbias),
[out1] "r"(out_buf1),
[out2] "r"(out_buf2)
: "v0",
: "cc",
"memory",
"v0",
"v1",
"v2",
"v3",
Expand Down
8 changes: 6 additions & 2 deletions lite/backends/arm/math/conv3x3s2p01_depthwise_fp32.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1889,7 +1889,9 @@ void conv_depthwise_3x3s2p1_bias_s_relu6(float* dout,
[bias] "w"(vbias),
[vsix] "w"(vsix),
[out] "r"(out_buf)
: "v4",
: "cc",
"memory",
"v4",
"v5",
"v6",
"v7",
Expand Down Expand Up @@ -2021,7 +2023,9 @@ void conv_depthwise_3x3s2p1_bias_s_leakyRelu(float* dout,
[vzero] "w"(vzero),
[vscale] "w"(vscale),
[out] "r"(out_buf)
: "v4",
: "cc",
"memory",
"v4",
"v5",
"v6",
"v7",
Expand Down
8 changes: 6 additions & 2 deletions lite/backends/arm/math/conv3x3s2p01_depthwise_fp32_relu.cc
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -1225,7 +1225,9 @@ void conv_depthwise_3x3s2p1_bias_s_relu(float* dout,
[wr2] "w"(wr2),
[bias] "w"(vbias),
[out] "r"(out_buf)
: "v4",
: "cc",
"memory",
"v4",
"v5",
"v6",
"v7",
Expand Down Expand Up @@ -1350,7 +1352,9 @@ void conv_depthwise_3x3s2p1_bias_s_no_relu(float* dout,
[wr2] "w"(wr2),
[bias] "w"(vbias),
[out] "r"(out_buf)
: "v4",
: "cc",
"memory",
"v4",
"v5",
"v6",
"v7",
Expand Down